Abstract.
Introduction.
Take a look at the VHDL descriptions in figure I . Does your synthesis tool support these four descriptions and if so, is correct logic generated?
We expect that your synthesis tool will have no problems with the description in the figures l a and IC. However the VHDL description of the figures l b and Id are probably not accepted or will result in erroneous logic. E.g. some synthesis tool generate an ordinary and gate for the description of of the description of figure Id a synthesis tool reported thie warning "Port 'a' has no net attached to it" and generated erroneous logic, another tool reported "intermediate nodle ' Y' falls in a loop or is unreachable!" and generated no logic.
Most synthesis tools will, if logic is generated at alll, generate erroneous logic for these kind of correct VHDL However, from a specification point of view figure Id nicely describes the behaviour of a circuit that performs 'an operation' on the rising and falling edge of the clock signal a (a correct realisation is shown in figure 2 ). Via easy transformations on the VHDL description we can derive a synthesisable description which results in a correct description for a subset of the processes with an incomplete sensitivity list. In the next section this is illustrated using the figures l b and Id as examples. Next the problems are discussed if this method is generalised.
Two cases.
The rewriting rules are introduced using the cases that are not correctly synthesised by other synthesis tools as an example (figure l b and Id).
2.1 Case 1: design entity "funny". Figure 3 gives a complete VHDL description of our first case. In this description the process triggers on signal a. Evidently this is not an ordinary and gate as synthesised by some synthesis tool. In fact only a change of signal a could potentially change the output y. The 
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For each possible value of the signal to which a process is sensitive a separate process is written that has a wait statement that detects an event to that value. In case the sensitivity list has more than one signal then for each possible combination of the signal values a process is added (see section 4.2.1). The structure of the body is in essence not changed. But the signals assigned to are. For each signal which is assigned to an additional signals are introduced (in this example: q-a1 in the case signal a is 'l', and q-a0 in case the signal a is '0'). Notice that sometimes variables in a process need a similar approach in case it uses the value of a previous execution. This will be discussed in the next section. An additional concurrent conditional assignment statement is added for each signal that is assigned to. In that concurrent statements one of the additional added signals is selected ( q -d or q-a1 in this example). An insignificant change is made in the behaviour. The wait statement in the original description (figure 3) is implicitly at the end of the process, whereas in the translation the wait statements are placed at the beginning. This means that if the behaviour depends on the initialisation phase this rewriting rule is not valid. But seldom the hardware needed depends on the initialisation phase of the VHDL simulation cycle. The reason to move the wait statement to the beginning is that that is the style supported by synthesis tools. Although the description is written in the style supported by synthesis tools, and indeed synthesised as shown in figure 4 , it is not correct. Logic that contains data lines that changed the data and clock input of a flip-flop will probably result in an erroneous behaviour. Some synthesis tools report an error during the analyses phase.
Notice that for each possible value for which the process was sensitive a process is added. That means that in each separate process that signal (in general there are more signals to which a process is sensilive this is discussed in the next section) is a constant. Via constant propagation architecture first-step is reduced to the architecture shown in figure 5.
Rule 6:
Perform constant propagation using the known values of the signals in the wait statement.
The funny thing in the process lablelled with falling-edge (figure 5) is that its output q-alO is always 'O', but it is possibly synthesised with a register! ( figure   5 ). Of course these constant values can be implemented more efficiently. The final description is shown in figure
Rule 7:
Move signals in a process that are assigned to with a constant values outside that process.
Case 2: design entity "fun-xor".
In the first case a number of rules were given how to come from a process with an incomplete sensitivity list to a synthesisable description. In that case it was sufficient to add for each possible value of the signal a process that detects a rising edge of that value. Exactly one of these processes contain the valid data, and via a multiplexer (process labelled with mux in figure 6 ) that valid data is selected. But if there is a feedback, e.g. the signal assigned to in a process is also read in the same process, we cannot use this approach. This is illustrated with figure 7. Notice that signal y is assigned to and read from. figure 4 ; the data and clock lines depends on the same signal a, and synthesis tools will create erroneous logic or will not synthesise it. Notice that in the process in figure 7 signal y is read from and assigned to. In the rewriting rules a new signal was introduced for each signal assigned to (i.e. y-al and y-a0). In fact an additional rule is required: Rule 2a:
For each signal read from and assigned to in the same process, the signal read from should be replaced by the signal that corresponds with the previous value of that signal.
Let us explain this rule. Remember that exactly one process contains the valid data. E.g. in the second case, the process labelled with falling-edge has the valid data for signal y if signal a has value 'O', and this valid data is represented with the signal y-aO. Figure 9 shows the result after applying this rule. However how is known that y-a0 is the previous value, i.e. signal a's previous value was 'O'? In this case it is easy, since type bit has only two values, hence if signal a becomes 'l', its previous value must have been '0'. In general this is a problem: the wait statement in the process labelled with rising-edge (figure 9) should be:
wait until a='l' and "previous value of a is '0' "; The latter is discussed in section 4.2.1
architecture not-correct of fun-xor is signal y : bit: signal y-al, y-a01 : bit; begin rising-edge:process begin wait until a='l'; y-a1 <= y xor b; end process; falling-edge:process begin wait until a='O'; y-a0 <= y xor b; end process; mux:y <= y-a1 when a='l' else y-aO ; g <= y;
end not-correct; . . 
Generalisation.
The ideas presented in the previous chapter are generalised in this chapter. For generalisation the following aspects are of interest:
Variables used in the process. More than one signal in the sensitivity list. The type of the signal in the sensitivity list. Signals assigned to and read from are in the same process.
Variables used in a process.
Variables used in a process have two purposes. Variables that only contain intermediate values (i.e. a variable is assigned to before it is being read) or contain state information (the value of the variable of a previous execution of the process is used). Only variables that contain state information will influence the rewriting rules. The process with the sensitivity list is rewritten to a number of processes. As mentioned before there is exactly one process that contains the valid data, i.e. also the valid value for the variable. Suppose process pi contains the valid data and the next process to execute is process p,. How can the value of the variable in process pi be assigned to the corresponding variable in process p,. A solution is to make use of shared variables, since we know that only one of these processes is executed at a current time and delta. However, it is not expected that shared variables will be supported by synthesis tools. An additional signal is added for each variable that contain state information (figure 10). This additional signal is read from at the beginning of the process description, and assigned to at the end of the process description. In section 3.2 it is already explained how these 'signals' ar~: taken care off.
More signals in the sensitivity list.
Until now the sensitivity list of a process had exact1:y one signal of type bit. But what if a process has more signals in the sensitivity list? Again two cases can be distinguished (see figures 11 and 12). If a signal is read from and assigned to in the same process it has 'feedback'. Figure 11 gives an example of a process that has nlo feedback. The rules used in section 3.1 can be applied here to. This will result in four processes that will have a wait statement similar as: wait until a='O' and b='l'; Constant propagation will result in the four processes from which two are given in figure 13. Also the synthesis result is shown. Most synthesis tools can not handle these 'complex' wait statements. Therefore an additional signal for each condition is added, like: signal aObl : bit;
No feedback.
aObl <= (not aO) and b l ; wait until aObl='l'; Hence multiple signals in the sensitivity list will in general result in gated clocks. In general a risky solution since the synthesis tool will not create hazard-free logic for these gated clocks.
We may conclude that multiple signals in the sensitivity list will in general result in gated clocks.
Type of the signal in the sensitivity list.
What if the type of the signal is of another type than type bit? In fact we have to distinguish the logic types (bit, std-ulogic, std-logic, boolean, and other types with only two possible values) and other types.
For other types it will become rather difficult to find easy rewriting rules. Suppose a process triggers on an integer value int.
process (int) begin end process; According to the rewriting rules of section 3.2, and remember that the integer has the minimal required range according the language reference manual of VHDL the huge amount of 2**32 processes are needed! Whereas each wait statement is of the form:
wait until int = 45; And this is still at an abstract level. E.g. an integer is represented at the logical level using a bit-vector of 32 bits wide. E.g. at the logic level this will have the form If an enumerated type (other than a logical type) is used to trigger a process this type also has to be coded at bit level resulting in the same problem.
We may conclude that in general a signal, that has another type than a logical one, will result in gated clocks using the previous rewriting rules.
3.4 Signals assigned to and read from are in the same process.
Section 3.2 discussed this problem (figure 7). In this description signal y is read from and assigned to in the same process. An additional rewriting rule was required (rule 2a). If the sensitivity list only contains a signal of a logical type, or other types with only two value, we have already shown that the translation is easy (see figure 9) .
However, assume that a process triggers on an integer value int which type is bound between the ranges 0 and 3 (see figure 14 as an example). Notice that due to the fact that there is a feedback, signal y is read from and assigned to, also the previous value of signal y is needed. Due to the rewriting rules this will result in the description given in figure 15 . .. etc.
y <= y-int0 when int=O else y-intl when int=l else y-int2 when int=2 else y-int3 ; How to determine the previous value of signal int? The predefined attribute last-value can not be used since it is not supported by synthesis tools. The followiing process could be used to remember the last value:
process (int) begin prev-int <= tmp; tmp <= int; end process; In fact this is the kind of processes focusing on in this paper, and in section 4.3 it was already concluded that if the signal inr is of another type than a logical one it will in general result in gated clocks in the realisation.
We conclude that the rewriting rules only will result in correct logic if the signal in the sensitivity list is of a logical type9 or of a type with only two values.
Conclusion.
Synthesis tools only support a subset of VHDL. In this paper we focused on the synthesis aspects of processes with an incomplete sensitivity list. If a reset signal, if any, and a clock signal is in the sensitivity list a synthesis tool will create synchronous hardware if the description is of the form:
process(reset,clk) begin if reset=' 1 ' then --resetting elsif clk=' 1 ' and clk'event ..--(or rising-edge(clk) ) This paper has shown that in case there is only one signal in the sensitivity list, and that signal is of a logical type (bit, std-logic..) or of a type with only two values, than there are easy rewriting rules available that result in correct synthesised logic.
If there are more signals in the sensitivity list, or the only signal available is of another type than the logical one, gated clocks are created. Since synthesis tool will commonly not create hazard-free logic for the logic in tlhe clock line this will result in erroneous logic.
